Design Verification Engineer jobs

Verifies ASIC and SoC designs with testbenches, UVM, coverage and formal methods before tape-out.

Open roles

0

Median posted pay

Not enough data

Core skills

SystemVerilog, UVM, Verilog, Formal Verification, Functional Coverage, Python, Perl, Cadence Tools